Modulation (GDPWM) method with superior high modulation operating range performance characteristics is developed. An algorithm which employs the conventional space vector PWM method in the low modulation range, and the GDPWM method in the high modulation range is established. As a result, the current waveform quality, switching losses, voltage linearity range and the overmodulation region voltage gain of a PWM-VSI drive are on-line optimized as opposed to conventional modulators with fixed characteristics. Due to its compactness, simplicity, and superior performance, the algorithm is suitable for most high performance PWM-VSI drive applications. The paper provides detailed performance analysis of the method and compares it to the other methods. The experimental results verify the superiority of this algorithm to the conventional PWM methods.
I. INTRODUCTION
Voltage Source Inverters (VSIs) are widely utilized in AC motor drive, utility interface, and uninterrupted power supply applications as means for DC AC electric energy conversion. Shown in Figure 1 , the classical VSI has a relatively simple structure and generates a low frequency output voltage with controllable magnitude and frequency by programming high frequency voltage pulses. Carrier based PWM methods employ the "per carrier volt-second balance" principle to program a desirable inverter output voltage waveform. Two main implementation techniques exist. In the direct digital technique, the complex plane voltage vector concept is utilized to calculate the duty cycle of the inverter switching devices and digital counters utilize the duty cycle information to program the switch gate signals [l] . In the triangular intersection technique, the reference voltage (modulation) waveforms are compared with the triangular carrier wave and the intersections define the switching instants [2] . Although the early triangular intersection implementations employed analog circuits, low cost digital microelectronics have proven the viability of digital hardware/software implementation.
The absence of neutral wire in star connected loads provides a degree of freedom in determining the duty cycle of the inverter switches. In the direct digital implementation the degree of freedom appears as the partitioning of two zero states [3] . In a triangular intersection implementation, this degree of freedom appcars in choosing the modulation wave because adding a signal (zero sequence signal) to the three phase reference signals does not change the inverter output line-to-line voltage per carrier cycle average value. The zero sequence signal injection technique block diagram is illustrated in Figure 2 . In both direct digital and triangular intersection methods the voltage linearity, waveform quality (current ripple), and switching losses are all influenced by the choice of the zero sequence signal (zero state partitioning). Recognizing this property, many researchers have been investigating high performance PWM methods. With performance and implementation simplicity being the main criteria, only a few of the many developed PWM methods gained acceptance [41.
Due to its simplicity, the Sinusoidal PWM ( S P W ) method has found a wide range of applications since the early development of PWM-VSI technology [2] . Employing the zero sequence signal injection technique, King developed the Third Harmonic Injection PWM (THIPWM) method [5] and illustrated the method is linear between 0% and 90.7% of six-step voltage value, and therefore, is superior to SPWM which is only lincar betwecn 0% and 78.5%. About two decades later, the method was investigated in more detail by Houldsworth and Grant [h] . Utilizing a discontinuous type of zero sequence signal, Schomer developed a modulation method with discontinuous modulation waves (later named as Discontinuous PWh4 (DPWM) method) which also provides a wider linearity range than SPWM [7] . This modulation method was thoroughly investigated by Depenbrock and its superior voltage linearity range, reduced switching loss, and the superior high modulation range current waveform quality were illustrated [8] . However, the poor low modulation range performance (the narrow pulse width problems and poor current waveform quality) and implementation complexity has limited the application of this modulator. Employing the complex voltage vector for "per carrier volt-seconds control" Pfaff et al. established the Space Vector PWM (SVPWM) [9] method which has superior waveform Characteristics to SPWM and THIPWM and suits the high performance vector control algorithms of PWM-VSI drives. Skudelny et al. later thoroughly investigated the SVPWM method and illustrated its superior performance characteristics [ 11. Subsequently, Ogasawara et al. developed a modified SVPWM method with superior high modulation range waveform quality and reduced switching loss characteristics suitable for induction motor drives. The modulation waveforms of these modulators and several other popular PWM methods [lo, 113 are shown in Figure 3 along with their zero sequence signals. In the figure, unity the triangular carrier wave gain is assumed and the signals are normalized to +. Therefore, f * saturation limits correspond to k 1. Since the performance of a modulator is voltage utilization (modulation index) dependent, at this stage a modulation index definition is required.
Modulation Index: for a given DC link voltage V k , the ratio of the fundamental component magnitude of the line to neutral inverter output voltage, Km, to the fundamental component magnitude of the six-step mode voltage, *, is termed the modulation index Mi [4] :
As discussed in detail in references [4, 111 , the performance of the popular PWM methods is modulation index dependent and no single modulator provides a satisfactory performance over a very wide modulation range. Therefore, a high performance drive with a wide operating range must combine at least two PWM methods and on-line select a proper modulator as a function of the modulation index. In the low modulation range the overall performance of SVPWM is superior to most other methods. The modulation waveform of SVPWM is easy to generate also [ 121. Therefore, SVPWM is the natural choice for operating in the low modulation region. In the high modulation region DPWM methods are superior to SVPWM and the other PWM methods with continuous modulation waveforms which will all be grouped as Continuous PWM (CPWM) methods. However, the DPWM method of choice depends on the performance criteria and no modulator has an overall superior performance. The switching losses, waveform quality and voltage linearity are different in each DPWM method. Therefore, selecting only two PWM methods results in a less than optimal performance, while employing more than two PWM methods increases the algorithm complexity. Therefore, a DPWM method with controllable characteristics is a superior approach. This paper develops a high performance Generalized DPWM (GDPWM) method and an algorithm combines GDPWM with SVPWM to maximize the drive performance in the whole modulation range. First the GDPWM method is described, then the modulator characteristics are studied and compared to the other popular methods to illustrate the performance superiority. Finally, laboratory test results are illustrated to verify the capabilities of the method. The paper will focus on the triangular intersection implementation (digital hardwarekoftware based), however the algorithm can be employed in a direct digital implementation also. 
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THE GENERALIZED DISCONTINUOUS P m METHOD
A careful examination of the DPWM 1 and DPWM2 modulation waveforms of Figure 3 indicates the shape difference between these two modulation waveforms arises from the 30" phase difference between the two unmodulated 60" segments of DPWMl and DPWM2. However, the 60' unmodulated segments can be located at any position provided that the modulator voltage linearity is not lost before the theoretical limit (Mimaz = &) and DPWMl and DPWM2 are special cases of a family of DPWM modulation waves which will be called the Generalized DPWM (GDPWM) method modulation waves. The GDPWM method has two 60" unmodulated segments and its zero sequence signal generation method is illustrated in Figure 4 . For illustration purposes, the triangle carrier wave peak to peak voltage is up-scaled to the VSI DC link voltage V&. Therefore, the modulator saturates at a signal value larger than 4=*.
It is useful to define the modulator phase angle 1c, increasing from the intersection point of the two modulation waves at wet = as shown in Figure 4 . From 4 to 4 + ; , the zero sequence signal is the shaded signal which is equal to the difference between the saturation line (*) and the reference modulation signal which passes the maximum magnitude test. In the maximum magnitude test, all three reference modulation signals are phase shifted (lagging) by 11, -a, and of the three new signals, the one with the maximum magnitude determines the zero sequence signal. The difference between the original reference that passes the largest magnitude test and the saturation line becomes the zero sequence signal. Adding this zero sequence signal to the three original modulation waves, the GDPWM waves are generated. Figure 5 illustrates the modulation and zero sequence waveforms In all these cases, the phase that conducts the largest current is not switched. Therefore, the inverter switching losses are significantly reduced. The GDPWM method requires only a small number of multiplications and comparisons to yield the proper zero sequence and modulation wave signals. The only control parameter of GDPWM, 4, strongly affects the inverter switching losses, waveform quality, and overmodulation region fundamental component voltage gain. The following sections investigate these characteristics.
WAVEFORM QUALITY
Linear modulation range inverter output current harmonics of the carrier based PWM methods are concentrated at the carrier frequency and its sidebands. The waveform quality of the inverter currents is determined by the RMS value (per fundamental cycle) of these harmonics. Since each zero sequence signal (zero state partitioning) and each modulation index value results in a unique inverter output voltage waveform, the harmonic current waveform and therefore its RMS value is unique for each modulator and modulation index value. Since the discussed zero sequence injection PWM methods have periodic zero sequence signals, the switching signals and the harmonic currents are periodic also. With the assumption that the camer frequency is larger than the fundamental frequency by at least an order of magnitude and the load high frequency model can be approximated with an inductance, the harmonic current RMS value of these periodic waveform modulators can be closed form calculated as a function of the modulation index [l 11. To obtain a load inductance and carrier frequency independent formula, the RMS harmonic current can be normalized to the single phase inverter maximum uniform harmonic current RMS value and the resulting Harmonic Distortion Factor (HDF) function is a polynomial which only depends on the modulation index. The HDF of SVPWM, DPWM1, and DPWM2 are as follows [13] .
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The exact relation between the HDF function and the phase "a" harmonic current RMS value, I&, is as follows.
The HDF function of GDPWM method for any 4 value can be accurately approximated by interpolating the HDF of DPWMl ( H D 1) and DPWM2 (HD2) which are its two end points. Since it is symmetric
can be written in two pieces as follows. Figure 6 shows the HDF curves of all the discussed PWM methods under constant inverter average switching frequency (HDF of DPWM methods is multiplied by ( f ) ' ) . Since the difference between the HDF of DPWMl and DPWM2 is at most 10-15 %, the HDF of GDPWM is not a strong function of 4 and the difference is only noticeable at the high modulation index range. As the HDF curves indicate the CPWM methods have better waveform quality in the low modulation range while the DPWM methods are superior in the high modulation range. Therefore, in order to have small current ripple, high performance PWM-VSI drives should employ at least two modulators and select a different modulator in each region. Utilizing the HDF formula, the transition point can be calculated according to the design criteria. In the very low modulation index range all CPWM methods have practically equal HDF. However, as the modulation index increases the SPWM performance rapidly degrades while the remaining CPWM methods have practically equal HDF and maintain low HDF over a fairly wide range. Although the THIPWM method with minimum
has theoretically smaller HDF than SVPWM and the conventional THIPWM (WO = sin 369, the difference is practically negligible, and the SVPWM modulation wave is easier to generate and has a slightly wider voltage linearity range [ 131. Therefore, the SVPWM method is superior to all the discussed methods in the low modulation index range. In the high modulation index range as Figure 6 indicates the DPWM methods are superior to SVPWM and intersection point of the DPWM method of choice and the SVPWM HDF curves define the optimal transition point. Although in the high modulation range the DPWM3 method has less HDF than the other DPWM methods, the difference is not large and the DPWM method selection criteria can be based on the switching loss characteristics or voltage linearity characteristics which are stronger functions of the DPWM methods. Since it sweeps a wide range of modulation waveforms, the GDPWM method has the potential of optimizing these performance characteristics. Therefore, a clear understanding of the switching loss mechanism of DPWM methods and the voltage gain characteristics is required.
Iv. SWITCHING LOSSES
Inverter switching losses of the CPWM methods are not modulator type dependent, while the switching losses of DPWM methods are significantly influenced by the modulation method and load power factor. This is due to the fact that DPWM methods cease to switch each switch for a total of 120' per cycle and the location of the unmodulated segments with respect to the modulation wave fundamental component signal is modulator type dependent. Therefore, the load power factor and the modulation method together determine the time interval that the load current is not commutated. Since the switching losses are strongly dependent on and increase with the magnitude of the commutating phase current, selecting a suitable DPWM method can significantly contribute to the performance of the drive. Therefore, it is necessary to characterize and compare the switching losses of DPWM methods.
Assuming the inverter switching devices have linear current tum-on and tum-off characteristics with respect to time, the switching losses of a PWM-VSI drive can be calculated in a closed form formula [ 1 1, 151. Although it is only a rough approximation, such a formula illustrates the device and load parameter dependency of the switching losses and assists developing the GDPWM switching loss reduction algorithm. With this assumption, the switching losses of an inverter switch can be calculated for a carrier cycle Tc and this function can be averaged over the fundamental cycle resulting in a power factor angle 'p dependent formula. Defining Po as the base power, P,,,,, as the per fundamental cycle average switching loss, and applying the principle to the GDPWM method, the following normalized Switching Loss Factor (SLF) function results. The switching loss performance superiority of the GDPWM method over the other DPWM methods can be observed in Figure 8 . Comparing this SLF graph to the 3-D SLF graph of GDPWM, it becomes obvious that the optimum SLF of GDPWM is far superior to all the methods in a very wide range and only near 90" lagging/leadingpower factor conditions is the DPWM3 performance better than GDPWM.
Typically PWM-VSI drives operate in the -30" 5 'p 5 30" range, therefore, the method has less switching losses than other methods for most practical applications.
When the performance criteria is only switching loss minimization, the GDPWM algorithm can utilize the load power factor information and select the 4 value which minimizes the SLF function and the zero sequence signal which unmodulates the inverter leg that conducts the largest current. However, as the linear modulation range expires, the nonlinear modulation range performance characteristics increasingly dominate drive performance and in addition to SLF and HDF, the inverter overmodulation voltage gain characteristics must be considered.
v. OVERMODULATION AND VOLTAGE GAIN
As well known, when the modulation wave becomes larger than the triangular carrier wave, the inverter saturates and ceases to match the reference volt-seconds per camer cycle, and a nonlinear reference- indicates, except DPWM 1 all the modulators experience a substantial gain reduction in the overmodulation range. In order to operate in the overmodulation range, such modulators require a wide modulation signal range (increased word length in digital systems and a wide voltage range in analog systems), however, this either increases the processor cost or reduces modulation waveform resolution, which degrades performance. In current controlled drives, modulator gain reduction in addition results in reduced current loop gain and poor dynamic performance [13] . Therefore, the DPWMl voltage gain characteristic is superior to all the other modulators [16].
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As DPWMl and DPWM2 voltage gain characteristics indicate, the GDPWM method voltage gain is a function of 4 and 11, = provides maximum gain (DPWM1). In particular in the high end of the overmodulation range, a small deviation from 11, = value results in a large gain reduction. Therefore, the T) = 5 is the optimal gain point and should be selected to fully utilize the resolution range of the digitallanalog PWM circuit. Closed form modeling of the 4 dependent GDPWM voltage gain is difficult and impractical, hence will be omitted. In addition to the voltage gain characteristics, the overmodulation range waveform quality and switching loss characteristics of different, modulators are also important and must be investigated. In the lower end of the overmodulation range ( M , 5 0.95) the unmodulated signal segments slowly increase with the modulation index. In this region the superior HDF and SLF characteristics of the GDPWM method are partially retained. The volt-second errors generated in the unmodulated segments result in subcarrier frequency harmonic currents and the drive performance gradually degrades. As the modulation index increases and the six step mode is approached the performance is rapidly lost. With the exception of the voltage gain characteristics, the performance of all the modulators (DPWM and CPWM) equally degrade and the subcarrier frequency inverter harmonics dominate the drive performance. Therefore, in the lower overmodulation region it is advantageous to select GDPWM and select $ such that SLF and HDF are minimized, and in the higher overmodulation region transition to $J = value is required. However, transition between 11, = f and the SLF/HDF optimizing value must be free of oscillation in order to avoid generating harmful low frequency voltage/current harmonics. If the drive is sensitive to low frequency harmonics, the transition to $J = f must occur at the end of the voltage linearity region.
In applications that require large inverter blanking time (high power drives) or minimum pulse width control (high switching frequency drives, high power drives) the voltage linearity is significantly influenced by the blanking time and minimum pulse width. The practical voltage linearity limit of a PWM-VSI drive with t d blanking time and fc = $ carrier frequency can be calculated as follows [13, 161. In the above formula I<, is the modulator coefficient and its value is 1 in DPWM methods and 2 in CPWM methods. When minimum pulse width control is employed and voltage pulses narrower than t,,, are dropped the linearity limit can be found from the above formula by replacing 2 t d by tmzn. Since the reduction in the voltage linearity range is proportional to 2 or + in many practical applications gain reduction is experienced at a substantially low modulation index values. Although the blanking time only partially affects the gain, the minimum pulse width based gain reduction can be significant. Therefore, with 50 % less reduction in voltage linearity range than the CPWM methods, the DPWM methods have an additional advantageous characteristics and it becomes clear that the GDPWM method is the natural approach for operating in the overmodulation range.
VI. A HIGH PERFORMANCE PWM ALGORITHM
The performance analysis conducted thus far clearly shows selecting SVPWM in the lower end of the linear modulation range, and GDPWM in the remainder results in a superior overall performance when compared to the conventional PWM methods. To maximize the drive performance, the transition point from SVPWM to GDPWM and the $ value of GDPWM must be properly selected. As the previous sections indicate, the transition point from SVPWM to GDPWM is determined by the waveform quality characteristics while the GDPWM modulator phase angle 11, is determined from the switching loss and voltage gain characteristics. Figure 10 shows the on-line modulator selector flow diagram of the novel algorithm. Simple in structure and computational procedure, the algorithm requires only two transition modulation indices and the load power factor angle information as optimization parameters.
The value Mtt,z is determined by the modulator linearity limit which can be easily calculated from (1 1). However, the optimal value of MIt,l depends on the carrier frequency value as well as the SLF and HDF characteristics. Depending on the carrier frequency value, three practical cases can be distinguished.
1) f c = const. : If the carrier frequency of the drive is fixed, then the HDF curves of SVPWM will be superior to GDPWM until Mttr2. As a result, transition from SVPWM to GDPWM at a point before Mttrz implies an increase in the waveform distortion. However, the switching losses can be reduced by as much as 50%. Dependingon the application, as waveform quality requirements diminish the trade-off relations between the SLF and HDF Characteristics along with (5) and (7) can be utilized to calculate the MEtrl value precisely. 1 I I Fig. 10 . The combined high performance PWM algoiithm flow diagram 2) f s w a o e = const. : In this case, the camer frequency for SVPWM case is selected as fc, and for GDPWM as I .5 fc, such that the inverter average switching frequency, f s v l a v e remains constant. In this case, the HDF curves of Figure 6 indicate the intersection point of SVPWM and GDPWM (roughly average value of DPWM1 and DPWM2) is at M,tTl M 0.65. Therefore, this Mttrl value minimizes the HDF of the drive, and under this condition the switching losses in the GDPWM mode are reduced by at most 25% when compared to the SVPWM mode.
3) P,,,,, = const. : In this case, the carrier frequency for SVPWM case is selected as fc, and for GDPWM as 2 f c , such that the inverter switching losses P,w,,, remain constant. Scaling the HDF curves according to the increase in the carrier frequency, it can be found that the intersection point of the SVPWM and GDPWM method now occurs near a modulation index of 0.3. Therefore, Mitl-l M 0.3 can be selected for transition. However, SVPWM is not fully utilized, and in applications with small current ripple requirements the switching loss function must yield to allow SVPWM to be active over a wider modulation range.
The full PWM algorithm can be easily and efficiently programmed in a microprocessor or a Digital Signal Processor (DSP) leading to a low cost high performance drive. The algorithm can also be employed in controlling both sides of back-to-back VSI-VSC drives to reduce the software complexity and optimize the drive performance over a very wide modulation range. Since the transition from SVPWM to GDPWM only involves a zero sequence signal, motion control and load currents are oscillation free, and only the harmonic content changes. The only costs in realizing the optimal modulator are increased DSP software code and small increments in computational requirements. Thus, the algorithm is suitable over a wide range of applications where low cost, high performance, and high emergy efficiency are in demand. Employing one algorithm and providing user programmability, such a drive fits all the practical applications including induction machines, permanent magnet AC machines, and VSC utility interface and obtains superior performance.
VII. EXPERIMENTAL RESULTS
The novel high performance PWM algorithm was tested in the laboratory on a constant volts per hetz controlled 5 HP induction motor drive. The VSI utilizes a diode rectifier front end with a DC bus voltage of 620 V. The PWM-VSI drive control board was fully digital and it employed a 40 MHz, 24-bit fixed point DSP. The PWM algorithm employed the triangular intersection technique and a simple software code generated the modulation signals. The carrier frequency was fixed at 5 kHz and modulation waves were fed to the digital PWM counters to generate the VSI gate switch signals. The drive had 4 p blanking time, and through symmetric blanking time compensation the voltage pulses were precisely generated. A minimum pulse width control algorithm was employed and through a Pulse Elimination Method (PEM), voltage pulses less than 12ps were eliminated.
The DSP computed the SVPWM zero sequence signal by comparing the three reference signals and multiplying the signal with the smallest magnitude by 0.5. Adding the zero sequence to the references, the SVPWM modulation wave was obtained. The GDPWM modulation waveforms were computed by the algorithm described. The GDPWM method employed minimum SLF control algorithm ($ = q + 5 5 for motoring) until the end of the linear region. The phase difference between a modulation wave and the corresponding phase current was measured to estimate the power factor angle. In the overmodulation region an inverse gain compensation was employed. ADC bus voltage disturbance decoupling algorithm was also employed to reduce the sensitivity of the drive to DC bus voltage variations.
Since the carrier frequency was fixed at 5 kHz, the transition point from SVPWM to GDPWM was determined by the linearity limit of SVPWM (with 12p.5 PEM control) which was calculated from (1 1) as M,t,.l = 0.8. However, the experimental observation suggested that the current waveform quality with SVPWM did not immediately degrade and was slightly better than with GDPWM until approximately 0.81. Therefore, the transition value was selected as Mztrl = 0.81. The current waveform quality of all three figures, in particular the peak current ripple, is practically the same. Since the speed reference signal of the drive is fed to the DSP through an IVD converter, at the transition modulation index operating point ( M , = Mtt,.l) a small reference signal noise results in an oscillation between SVPWM and GDPWM. However, this is a zero sequence signal oscillation and it only affects the camer frequency harmonic content of the motor current and as Figure 12 shows, it does not disturb the motor current fundamental component and therefore, the motion quality. Since the carrier frequency is constant, changing from SVPWM to GDPWM results in significant reduction in switching losses. With the power factor angle at this operating point being larger than 30°, the SLF curve in Figure 7 indicates the losses are reduced by at least 40% when compared to SVPWM. Confirming this improvement, measurements showed several degrees decrease in the heat sink temperature.
The GDPWM linear modulation limit with 1 2 p PEM control is M L~~~ = 0.85 (calculated from (1 l)), thus the transition modulation index value becomes Mttr2 = 0.85. However, experimental observation indicated transition at 0.86 modulation index value did not cause performance degradation. Therefore, Mztr2 = 0.86 was selected. Within its voltage linearity range, the GDPWM method minimizes the SLF function and reduces the switching losses significantly.
As shown in Figure 14 at M , = 0.854 and 100%T,~, the algo- rithm on-line optimizes 21, to minimize the switching losses. Since the power factor angle for this operating condition is less than 30°, the transistor which conducts the largest current is held on and this this reduces the switching losses by approximately 50% when compared to SVPWM. Above Mttr2 the algorithm on-line selects .J, = 0 to maximize the gain, and the inverse gain compensated modulator operates in the overmodulation range. Figure 15 and Figure 16 show the modulator and motor phase current waveforms during and after transition (M, = 0.86,0.903). As the figures indicate the zero sequence signal oscillation (sudden variation of 4 ) does not distort the current, and motion quality is not affected. As the HDF curves suggest, the phase current ripple decreases as the modulation index increases. In the overmodulation range the switching losses are reduced by approximately 30% when compared to SVPWM. As the modulation index is further increased large amount of non-triplen odd subcamer frequency voltagelcurrent harmonics are generated and the waveform quality degrades due to inverter saturation. However, as Figure 17 , and Figure  18 indicate, the modulated segments of the waveform still retain the low distortion characteristic of GDPWM method. Figure 19 and Figure 20 illustrate and compare the effect of PEM control algorithm on the SVPWM and GDPWM method performance.
As the experimental waveforms indicate, eliminating voltage pulses narrower than 12 p3, the SVPWM method looses linearity at a lower modulation index than GDPWM method and the phase current waveform distorts significantly. As all the experimental waveforms indicate, the SVPWM method in the lower modulation index range combined with the GDPWM method in the remainder of the range creates a superior approach.
VIII. CONCLUSIONS
A generalized discontinuous PWM method with on-line performance optimization capability has been developed and its characteristics have been analytically and experimentally studied. An algorithm that combines the superior high modulation range performance characteristics of this modulator and the superior low modulation range performance charactenstics of SVPWM method has been developed and implemented. The algorithm has a simple structure and it is suitable for DSP or microprocessor based digital implementation. The phase angle 4 of the modulator can be on-line controlled in order to optimize the drive performance and reduce the switching losses. The operating characteristics of the GDPWM method have been verified in the laboratory tests. The losses, harmonic distortion and other characteristics have been both experimentally and theoretically investigated and reported. The transition modulation index value from SVPWh4 to GDPWM was investigated and an approach to estimate this value has been proposed.
